Forum | Documentation | Website | Blog

Skip to content

Timing: Enable timing verification.

Vauban requested to merge develop into master
  • Add floor placement for CCC/PLL.
  • Add FPGA fabric interfaces clock groups.
  • Enable timing verification as part gateware build flow.

Merge request reports

Open hardware computers for makers, educators and professionals