Forum | Documentation | Website | Blog

Skip to content

1st revision of GSoC Proposal for "Low-latency I/O RISC-V CPU core in FPGA fabric"

Atharva Kashalkar requested to merge Roger18/gsoc.beagleboard.io:main into main

Find rendered version of my proposal here.

Merge request reports