Forum | Documentation | Website | Blog

Skip to content
Snippets Groups Projects
Commit a639e85e authored by Swapnil Jakhade's avatar Swapnil Jakhade Committed by Vignesh Raghavendra
Browse files

phy: cadence-torrent: Add PCIe(100MHz) + USXGMII(156.25MHz) multilink configuration


Add support for dual reference clock multilink configurations. Add
register sequences for PCIe(100MHz) + USXGMII(156.25MHz) multilink
configuration.

Signed-off-by: default avatarSwapnil Jakhade <sjakhade@cadence.com>
Signed-off-by: default avatarRoger Quadros <rogerq@kernel.org>
Signed-off-by: default avatarVignesh Raghavendra <vigneshr@ti.com>
parent 38bd8cf4
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment