DDR: Adjust memory layout.
- Adjust memory layout to overlay cached and non-cached regions. This allows improved performance for DMA access from FPGA.
Forum | Documentation | Website | Blog
Open hardware computers for makers, educators and professionals