DDR: Adjust memory layout.
- Adjust memory layout to overlay cached and non-cached regions. This allows improved performance for DMA access from FPGA.
Forum | Documentation | Website | Blog
Updated to GitLab 16.11.9. Please report issues on https://forum.beagleboard.org/c/site-feedback/2.
Open hardware computers for makers, educators and professionals